By Topic

A Millimeter-Wave CMOS Triple-Band Phase-Locked Loop With A Multimode LC-Based ILFD

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hsien-Ku Chen ; Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Tao Wang ; Shey-Shi Lu

A millimeter-wave multiband phase-locked loop (PLL) is presented for the first time, which covers 40-, 60-, and 80-GHz bands. Three voltage-controlled oscillators corresponding to different frequencies are input to a multiband injection-locked frequency divider and switched on one at a time by a multiplexer as a band selector. The feedback loop embraces the following components: a chain of dividers with a fixed division-modulus of 256, a phase-frequency detector, a charge-pump, and a second-order loop filter. The PLL is clocked by a reference frequency of 78 MHz and its output power is higher than -9.5 dBm. The phase noise is -103 dBc/Hz at an offset frequency of 10 MHz. With a supply voltage of 1.5 V, the entire PLL consumes 114 mW. The chip is implemented in a 90-nm CMOS technology and measures 1.12 mm2.

Published in:

Microwave Theory and Techniques, IEEE Transactions on  (Volume:59 ,  Issue: 5 )