We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

An Analytical Approach to the Design of Parallel Block Cipher Encryption/Decryption: A CPU/GPU Case Study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Barlas, G. ; Dept. of Comput. Sci. & Eng., American Univ. of Sharjah, Sharjah, United Arab Emirates ; Hassan, A. ; Al Jundi, Y.

GPUs are at the fore-front of a radical transformation that is taking place in software design. The ability to process multiple data streams simultaneously is delivering substantial benefits to a large collection of domains. Depending on the application, these benefits can be expanded by utilizing the not-insignificant power of traditional CPUs. Multi-core CPUs with a hierarchy of large and fast caches, can provide significant performance especially if data transfers dominate execution time, or branching does not allow for the uninterrupted execution on all GPU cores. In this paper we present an analytical framework that can be used to optimally consolidate CPU and GPU resources for the encryption/decryption of block ciphers such as AES. A rigorous set of experiments concludes the paper, showcasing the benefits and overall characteristics of the proposed framework. Our tests also bring to the surface important aspects of GPU operation that have to be taken into consideration upon the design of any successful scheduling scheme involving GPUs as a system component.

Published in:

Parallel, Distributed and Network-Based Processing (PDP), 2011 19th Euromicro International Conference on

Date of Conference:

9-11 Feb. 2011