By Topic

Adaptive Clock Recovery Mechanism Having Dynamic Frequency Drift and Buffer Level Control in Packet Switched Networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hakjeon Bang ; Department of Information and Communications, Gwangju Institute of Science and Technology (GIST), Oryong-dong, Buk-Gu, Gwangju 560-172, Republic of Korea ; Jong-Oh Choi ; Seong-Ro Lee ; Chang-Soo Park

Adaptive clock recovery is required in order to transmit the synchronous data of conventional time-division multiplexing (TDM) services to another TDM network across an asynchronous packet switched network (PSN). In this paper, we propose an adaptive clock recovery mechanism having dynamic frequency drift, which enables faster response with smaller residual variance, and buffer level control to reduce the required jitter buffer size with no buffer underflow or overflow.

Published in:

IEEE Communications Letters  (Volume:15 ,  Issue: 5 )