Scheduled System Maintenance:
On April 27th, single article purchases and IEEE account management will be unavailable from 2:00 PM - 4:00 PM ET (18:00 - 20:00 UTC).
We apologize for the inconvenience.
By Topic

The ZEUS central tracking detector first level trigger processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
8 Author(s)
Hallsall, R. ; Rutherford Appleton Lab., Chilton, Didcot, UK ; Jaroslawski, S. ; Madani, S. ; Heath, G.P.
more authors

The first-level trigger is a programmable 20-MHz pipelined machine based on user-programmable gate arrays, SRAMs (static random access memory) and other PLDs (programmable logic devices). The authors give an overview of the processor and concentrate on the design of the main track finding module, cell processor 1 (CP1). The design demonstrates the techniques required for a fast continuous pipelined multicrate trigger, where the processing time is greater than the drift time and the beam-crossing rate. A fundamental limitation occurs when events are closer together than the drift time, thus becoming merged. The higher beam-crossover rate of future machines would be accommodated by improvements in circuit speed and density

Published in:

Nuclear Science, IEEE Transactions on  (Volume:37 ,  Issue: 3 )