By Topic

Efficient searching with parallel TCAM chips

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Bin Zhang ; Network Research Center, Tsinghua University, Tsinghua National Laboratory for Information Science and Technology (TNList), Beijing, China ; Jiahai Yang ; Jianping Wu ; Qi Li

Ternary Content-Addressable Memory (TCAM) is a popular hardware device for fast IP address lookup. High link transmission speed of Internet backbone demands more powerful IP address lookup engine. Restricted by the memory access speed, the lookup engine for next-generation routers demands exploiting parallelism among multiple TCAM chips. In this paper, we propose a fast lookup and power-saving scheme which can almost make full use of TCAM chips' capability. With N parallel TCAM chips, the scheme can achieve a worst-case speedup factor of (N-1)*90% in cache-update state, and a worst-case speedup factor of N*90% in normal work state.

Published in:

Local Computer Networks (LCN), 2010 IEEE 35th Conference on

Date of Conference:

10-14 Oct. 2010