By Topic

Achieving Stable Through-Silicon Via (TSV) Capacitance with Oxide Fixed Charge

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
L. Zhang ; Nanyang Technological University, Singapore, Singapore ; H. Y. Li ; S. Gao ; C. S. Tan

Through-silicon via (TSV) is an important enabler for future 3-D integration of integrated circuits. TSV typically contains a high-aspect-ratio metal via embedded in silicon and electrically isolated from the silicon by a layer of dielectric liner hence forming a metal-oxide-semiconductor structure. The parasitic capacitance introduced by TSV must be kept as low as possible for low latency signal transmission. It is also equally important to ensure that the capacitance within the operating voltage is stable. It is shown that careful process tuning can induce the appropriate oxide fixed charge (|Qf| ~ 8.4 × 1011 cm-2) in order to shift the CV curve such that the TSV capacitance is kept stable at the value of accumulation capacitance (Cox) within the operating voltage range of interest (~0-5 V).

Published in:

IEEE Electron Device Letters  (Volume:32 ,  Issue: 5 )