By Topic

NREC: risk assessment and planning of complex designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jacome, M.F. ; Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA ; Lapinskii, V.

Estimating the nonrecurring engineering (NRE) design cost constitutes an essential part of the investment-risk assessment and planning phases of new product development. A product's NRE design cost is the number of staff-months required to successfully complete its design. This information is essential in determining the human resources needed to meet a project's time-to-market constraints. For low-complexity development processes that target relatively stable products, relying on experienced managers to produce NRE design cost estimates is reasonable. But microprocessor design and other leading-edge product development processes often involve hundreds of designers, perhaps located at geographically distinct sites, and consist of a formidable number of tasks. These processes require a more systematic way of generating NRE design cost estimates. To that end, the authors have developed an NRE design cost estimation model and implemented it in a tool called NREC. NREC assists managers in making a fine-grained estimate of a project's NRE design costs, from requirements to final layout, as well as in tracking and assessing costs of completed projects. The tool also enables managers to systematically validate and tune the cost model's parameters according to the particular history of a project's design environment

Published in:

Design & Test of Computers, IEEE  (Volume:14 ,  Issue: 1 )