By Topic

Automatic adjustment of threshold and supply voltages for minimum power consumption in CMOS digital circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
V. R. von Kaenel ; Centre Suisse d'Electronique et de Microtechnique SA, Neuchatel, Switzerland ; M. D. Pardoen ; E. Dijkstra ; E. A. Vittoz

Decreasing the power consumption of CMOS digital circuits by both supply voltage (V/sub B/) and threshold voltage (V/sub T/) reduction (by technology) is limited by the V/sub T/ spread (technology and temperature dependent). This paper presents a control circuit that minimizes the sum of the dynamic and static power consumption by reducing and controlling both the supply and threshold voltages. To compensate for temperature and technology variations, the latter is electrically adjusted by bulk biasing. The control loop has been designed such that the speed is maintained.

Published in:

Low Power Electronics, 1994. Digest of Technical Papers., IEEE Symposium

Date of Conference:

10-12 Oct. 1994