By Topic

Thermal noise analysis of multi-bit SC gain-stages for low-voltage high-resolution pipeline ADC design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

Analysis of thermal noise in switched-capacitor multi-bit gain-stages used in low-voltage high-resolution pipeline analog-to-digital converters is presented. The analytical expression obtained for the input referred noise power, which should be considered in the design procedure, is general for any number of bits being resolved and shows that the noise power is decreased when more bits are resolved in the stage.

Published in:

Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on  (Volume:2 )

Date of Conference:

0-0 2003