Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A stochastic framework for communication architecture evaluation in networks-on-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

With technology improvements, the main bottleneck in single chip systems in terms of performance, power consumption, and design reuse is proving to be generated by the on-chip communication architecture. Therefore, packet oriented on-chip interconnection schemes have been proposed as an alternative to traditional bus-based structures, which are inherently non scalable. However, such interconnection architectures have to be during the very early stages of the design flow. The objective of this work is to present an application independent stochastic framework for high level performance analysis of networks-on-chip based communication architectures. Such a template allows the designer the performance evaluation of various competing on-chip communication architectures early in the design flow.

Published in:

Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on  (Volume:1 )

Date of Conference:

0-0 2003