Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Speeding Up Emulation-Based Diagnosis Techniques for Logic Cores

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Shyue-Kung Lu ; Nat. Taiwan Univ. of Sci. & Technol., Taipei, Taiwan ; Shi-Yu Huang ; Cheng-Wen Wu ; Yin-Mou Chen

This article proposes a new approach for an FPGA-based emulation system for IC fault diagnosis that incorporates three speedup techniques: circuit partitioning, fault-injection elements (using a novel design), and a fault-injection scan chain. Experimental results in terms of hardware overhead and emulation time for ISCAS-85 benchmark circuits are compared with previous works to highlight the 33× speedup and 44% reduced overhead of this proposed system.

Published in:

Design & Test of Computers, IEEE  (Volume:28 ,  Issue: 4 )