By Topic

High-frequency half-integral subharmonic locked ring-VCO-based scalable PLL in 90 nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sang-yeop Lee ; Solution Sci. Res. Lab., Tokyo Inst. of Technol., Yokohama, Japan ; Amakawa, S. ; Ishihara, N. ; Masu, K.

A wide-frequency-range ring-VCO-based PLL with half-integral subharmonic locking was realized (PLL area: 0.11mm2) by adopting 90nm CMOS technology. The proposed circuit is configured with two cascaded PLLs; one of them is a reference PLL (frequency tuning range: 1.2-2.4 GHz) that generates reference signals to the other one from low-frequency external reference signals. The other is a main PLL (frequency tuning range: 6.1-10.4 GHz) that generates high-frequency output signals. A high-frequency half-integral subharmonic locking technique was used to decrease the phase noise characteristics. For a 46MHz input reference signal, the 1-MHz-offset phase noise of the PLL was -89 dBc/Hz without injection locking (PLL output frequency: 6.62 GHz = 4.5 × 32 × 46 MHz); with half-integral subharmonic locking at the same output frequency, the 1-MHz-offset phase noise was -99 dBc/Hz (power consumption from a 1.0V power supply: 23 mW).

Published in:

Microwave Conference Proceedings (APMC), 2010 Asia-Pacific

Date of Conference:

7-10 Dec. 2010