By Topic

Distributed Digital Logic Simulation on a Network of Workstations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

General purpose parallel processing machines are increasingly being used to speedup a variety of VLSI CA D applications. This paper addresses the mapping of logic simulation using the time first algorithm on parallel machines by exploting the concurrency available in the circuit being simulated. The speedup obtained on parallel/distributed simulation, depends on two major factors, the amount of simulation concurrency possible, and the amount of messages that must be passed among processors. Logic simulation using Time. First algorithm has been mapped to a distributed platform using a network of workstations. In this paper we propose a partitioning algorithm, which drastically reduces the interprocessor communication and also gives better simulation time. Reduction of communication data up to 4t0% with eight processors have been obtained for ISCAS benchmark circuits. Reduction of simulation time was also observed.

Published in:

Parallel Processing, 1994. ICPP 1994 Volume 3. International Conference on  (Volume:3 )

Date of Conference:

15-19 Aug. 1994