By Topic

A performance model for ATM switches with internal speedup

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Iun, D.P.C. ; Dept. of Electr. & Electron. Eng., Hong Kong Univ. of Sci. & Technol., Hong Kong ; Cao, X.R.

In this paper we study a non-blocking ATM switch with internal speedup. Modifying the model in Cao (1995), we can obtain the maximum throughput of the switch; approximating the output process by a discrete-time Markov modulated process, we can calculate the cell loss probabilities at the output buffers. In our approach, the incoming traffic is considered to have correlated destinations and asymmetric routing probabilities. Simulation results illustrate that the approach is very accurate

Published in:

Decision and Control, 1996., Proceedings of the 35th IEEE Conference on  (Volume:2 )

Date of Conference:

11-13 Dec 1996