Implementation of digital HDTV video decoder by multiple multimedia video processors

A digital HDTV video decoder system is designed and implemented by using multiple multimedia video processors in a loosely coupled architecture. This decoder decompresses video bitstream up to 20 Mbits/s and produce analog output at HDTV pixel rate. This design has the advantages of low cost and small system size.