By Topic

Digital cochlea model implementation using Xilinx XC3S500E Spartan-3E FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Gambin, I. ; Dept. of Microelectron. & Nanoelectron., Univ. of Malta, Msida, Malta ; Grech, I. ; Casha, O. ; Gatt, E.
more authors

An FPGA-based design of an electronic cochlear model is presented with the target FPGA being the Xilinx XC3S500E from the Spartan-3E family of devices. The design adopted consists of the traditional cascade of 2nd order IIR low-pass filter stages tuned at frequencies following an exponential distribution, covering the human auditory range from 20 Hz to 20 KHz. Filter stages within the implementation employ dual fixed-point arithmetic and make use of the FPGA's dedicated on-board hardware multiplier blocks for their computations. Such an approach for the implementation of the filters' transfer function leads to the use of a time-division multiplexed scheme for the realization of the 24-stage filter chain designed, in view of limited FPGA hardware resources. Furthermore, a design for an ADC interface module using the Spartan-3E Starter Kit Board's analogue capture circuit is presented to feed audio signals to the model.

Published in:

Electronics, Circuits, and Systems (ICECS), 2010 17th IEEE International Conference on

Date of Conference:

12-15 Dec. 2010