By Topic

SDR waveform components implementation on single FPGA multiprocessor platform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. I. Taj ; LEI /ENSTA 32 Bvd. Victor 75015 Paris France ; O. Hammami ; M. Akil

Multiprocessors in embedded systems have a bright future with Software Defined Radio (SDR) applications where both, high performance and high adaptability are required. Framed within this statement, this paper implements the two most important SDR waveform components: FFT and Viterbi Decoding, on our designed 16 Processing Element (PE) Network on chip (NoC) based general purpose Multiprocessors System on chip (MPSoC), implemented on a single chip Xilinx Virtex-4 FPGA. We designed a parallelization strategy, by synchronizing the PEs, for each of the two algorithms and obtained a speed-up of 6 with eight PEs, for radix-2 FFT and 216 states of Viterbi Decoding. We also propose partitioning mechanism for SDR resources for PEs more than eight. The case study of our partitioning mechanism reduced execution time to 63%, thus an efficient answer to ITRS prediction.

Published in:

Electronics, Circuits, and Systems (ICECS), 2010 17th IEEE International Conference on

Date of Conference:

12-15 Dec. 2010