Design of a DVP compatible bridge to randomly access pixels of high speed image sensors

An efficient design of a digital-video-port (DVP) compatible bridge architecture to randomly access image pixels of a high speed image sensor is presented. FPGA synthesis results show that the bridge can support a data rate up to 215 MHz. The design is also synthesized using CMOS 0.18um technology.