By Topic

The Effect of SOA Enhancement on Device Ruggedness Under UIS for the LDMOSFET

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Steighner, J.B. ; Dept. of Electr. Eng. & Comput. Sci., Univ. of Central Florida, Orlando, FL, USA ; Yuan, J.-S.

This paper presents a unified study on the relationship between safe operating area (SOA) enhancement and unclamped inductive switching (UIS) behavior in an LDMOS. Popularized methods of SOA enhancement techniques are implemented, including a highly doped p+ bottom layer, n-adaptive layer, and drift extension. The effect that each enhancement has on SOA is first analyzed and shown, followed by the impact that it has on device ruggedness as measured through the UIS test. The energy absorbed during UIS, time in avalanche, and peak lattice temperature are each considered in evaluating ruggedness. Off-state breakdown voltages and on -resistances are also analyzed. The results indicate varying behavior during UIS, depending on each SOA enhancement technique used.

Published in:

Device and Materials Reliability, IEEE Transactions on  (Volume:11 ,  Issue: 2 )