By Topic

A New Design of Embedded Processor for Image Coding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wei Benjie ; Center for Space Sci. & Appl. Res., Chinese Acad. of Sci., Beijing, China ; Zhang Xiaokun ; Li Shan ; Teng Xuejian

Based on the design of MIPS[1], an novel 32-bit CPU is proposed, whose structure is simple and efficient for image processing. The specially designed CPU can be embedded into video encoder or other multimedia processor, and work well, it can also be used to do DWT (digital wavelet transform) with only few instructions. Furthermore, we take good advantage of the same hardware model to implement more complicated multimedia algorithms at a high speed. Compared with the fixed ASIC mode of image coding, the reconfigurable CPU circuit adopted in this paper is more flexible and has low cost. The experimental results prove the validity and practicability of our design.

Published in:

2011 Third International Conference on Measuring Technology and Mechatronics Automation  (Volume:1 )

Date of Conference:

6-7 Jan. 2011