By Topic

Test sequence generation for realistic faults in CMOS ICs based on standard cell library

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Peilin Song ; Dept. of Electr. & Comput. Eng., Rhode Island Univ., Kingston, RI, USA ; Jien-Chung Lo

We present in this paper a new concept of test sequence generation for realistic faults in CMOS ICs based on the pre-determined testing conditions of cells in the standard cell library. In a one-time effort, fabrication level defects in each cell in the standard cell library are extensively analyzed via circuit simulations. Optimal test sequence of each cell is then determined and pre-stored for later use. For a given circuit under test (CUT), the automatic test sequence generation (ATSG) program generates the test sequence of the circuit under test by trying to satisfy all test sequences of all cells in the given netlist. The results on ISCAS85 benchmark circuits show that the proposed approach reduces test generation time and test size significantly while providing the capability to adapt to virtually any fault/defect model

Published in:

Defect and Fault Tolerance in VLSI Systems, 1996. Proceedings., 1996 IEEE International Symposium on

Date of Conference:

6-8 Nov 1996