By Topic

Keynote Talk 6

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kinget, P.R. ; Columbia Univ., Columbia, NY, USA

Scale the Supply, Reduce the Area and Use Digital Gates: We focus on three themes aimed at designing analog and RF interface circuits in digital nanoscale CMOS processes. Design techniques for analog and RF circuits operating well below IV can keep them compatible with future low power SOCs. Scaling the size of RF circuits and reclaiming the space under inductors is necessary to reduce area and cost. The abundance of digital gates makes it possible to use digitally assisted self-calibration for RF front ends to improve linearity and interference robustness and even simplify design.

Published in:

VLSI Design (VLSI Design), 2011 24th International Conference on

Date of Conference:

2-7 Jan. 2011