By Topic

A 12-bit 800-MS/s switched-capacitor DAC with open-loop output driver and digital predistortion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Daigle, C. ; Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA ; Dastgheib, A. ; Murmann, B.

A 12-bit 800-MS/s DAC implemented in 90-nm CMOS is presented. The design uses three interleaved, pipelined, switched-capacitor cores followed by an open-loop output driver. The driver is linearized using digital predistortion. Measured SFDR is greater than 58 dB for signal frequencies below 200 MHz, and greater than 53 dB for signal frequencies below 400 MHz, all with output swings as large as 2.9 V, peak-to-peak differential. Power dissipation is 103 mW when delivering a full-scale signal current of 16 mA.

Published in:

Solid State Circuits Conference (A-SSCC), 2010 IEEE Asian

Date of Conference:

8-10 Nov. 2010