By Topic

A Novel Methodology for Design Automation of CMOS Operational Amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Meduri, P.K. ; Dept. of Electr. & Comput. Eng., Old Dominion Univ., Norfolk, VA, USA ; Dhali, S.K.

In this paper, we propose a novel methodology to automate the transistor-level sizing of OpAmps. Given the net list and the specifications of the OpAmp, our methodology automatically produces a set of monomial design equations that can be solved using geometric programming. The use of monomial models eliminates the overhead of generating elaborate posynomial design equations. The proposed approach is based on the use of circuit heuristics to generate a first order design model, which is then refined by adopting a localized simulation scheme. This approach produces a design that has the accuracy of the BSIM models used for simulation and the advantage of a quick design time. The results of a two stage OpAmp designed in TSMC 0.25μ technology prove the efficacy of our approach.

Published in:

Electronic System Design (ISED), 2010 International Symposium on

Date of Conference:

20-22 Dec. 2010