By Topic

A 3.0–5.0 GHz high linearity and low power CMOS up-conversion mixer for UWB applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Murad, S.A.Z. ; Grad. Sch. of Inf. Sci. & Electr. Eng., Kyushu Univ., Fukuoka, Japan ; Pokharel, R.K. ; Kanaya, H. ; Yoshida, K.

This paper presents a high linearity and low power up-conversion mixer at 3.0-5.0 GHz for UWB applications in TSMC 0.18-μm CMOS technology. The design based on Gilbert-cell active double-balanced mixer using a capacitor located in parallel with the intrinsic gate-source capacitor of a transconductance stage for high linearity. The source degeneration inductors helps to improve linearity and IF input matching. The current injection is employed to increase gain and obtained low power. The up-conversion mixer converts an input of 100 MHz intermediate frequency (IF) signal to an output of 3.0-5.0 GHz radio frequency (RF) signal. The post-layout simulation results indicated that the proposed mixer achieves a higher input third order intercept point (IIP3) of 13.5-dBm, convention gain of 2.3-dB and low power of 7.1-mW at 1.2-V power supply.

Published in:

Electron Devices and Solid-State Circuits (EDSSC), 2010 IEEE International Conference of

Date of Conference:

15-17 Dec. 2010