By Topic

A low power all-digital PLL with power optimized digitally controlled oscillator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Doo-Chan Lee ; Department of Nano-Semiconductor Engineering, Korea University, Seoul, Korea ; Kyu-Young Kim ; Young-Jae Min ; Kyung-Min Kim
more authors

This paper presents a low power all-digital phase locked loop (ADPLL) with power optimized digitally controlled oscillator (DCO). In this paper, the power optimization procedure of DCO is proposed for low power ADPLL. The procedure is based on simple equations about relationship between control bits and power dissipation. To validate the procedure, DCO has been designed and fabricated using 0.13μm CMOS process. Chip measurement results show that the total circuit occupies 0.083mm2 area, and the DCO power dissipation was optimized to 2.83mW at the output frequency of 600MHz. The power optimized DCO is implemented in ADPLL and save the overall power dissipation of ADPLL.

Published in:

Electron Devices and Solid-State Circuits (EDSSC), 2010 IEEE International Conference of

Date of Conference:

15-17 Dec. 2010