By Topic

Design and analysis of low-voltage silicon-controlled rectifier ESD protection circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Zitao Shi ; Dept. of Electr. Eng., Univ. of California, Riverside, CA, USA ; Jian Liu ; Xin Wang ; Lin Lin
more authors

This paper reports design and analysis of new low triggering voltage dual-polarity silicon-controlled rectifier (SCR) ESD protection structures and circuits in CMOS. Design optimization technique enables flexible ESD triggering voltage (Vt1), ESD holding voltage (Vh) and ESD protection capability. Measurements show very low and adjustable Vt1, low leakage (Ileak), low noise figure (NF), low ESD-induced parasitic capacitance (CESD) and fast ESD triggering time (t1). It achieves high ESD protection to Si ratio of ESDV~6.83V/ μm2.

Published in:

Electron Devices and Solid-State Circuits (EDSSC), 2010 IEEE International Conference of

Date of Conference:

15-17 Dec. 2010