By Topic

Interface Trap Density Metrology of State-of-the-Art Undoped Si n-FinFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Giuseppe Carlo Tettamanzi ; Kavli Institute of Nanoscience, Delft University of Technology, Lorentzweg 1, Delft, The Netherlands ; Abhijeet Paul ; Sunhee Lee ; Saumitra R. Mehrotra
more authors

The presence of interface states at the MOS interface is a well-known cause of device degradation. This is particularly true for ultrascaled FinFET geometries where the presence of a few traps can strongly influence the device behavior. Typical methods for interface trap density (D_it) measurements are not performed on ultimate devices but on custom-designed structures. We present the first set of methods that allow direct estimation of D_it in state-of-the-art FinFETs, addressing a critical industry need.

Published in:

IEEE Electron Device Letters  (Volume:32 ,  Issue: 4 )