By Topic

Cell level thermal placement in 3D ICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ghosal, P. ; Dept. of Inf. Technol., Bengal Eng. & Sci. Univ., Howrah, India ; Rahaman, H. ; Dasgupta, P.

Thermal issues are playing a dominant role in today's high performance VLSI design. On-chip power density has become an important parameter during the physical design phase. The consumed power is usually converted into dissipated heat, affecting the performance and reliability of a chip. Moreover, 3D chips have significantly larger power densities than their 2D counterparts. In this paper, we consider the placement of standard cells and gate arrays (modules) under thermal considerations. Our contribution includes a novel algorithm for placement of the gates or cells in the different active layers of a 3D IC to ensure (i) an uniform distribution of temperatures of the modules in each active layers, (ii) lowest possible value of the maximum temperatures of each of the active layers, and (iii) a temperature gradient of the maximum temperatures of the layers in a non-increasing manner from bottom layer to top layer to ensure efficient heat dissipation in the face-to-back bonding structure. Experimental results on randomly generated and standard benchmark instances are quite encouraging.

Published in:

India Conference (INDICON), 2010 Annual IEEE

Date of Conference:

17-19 Dec. 2010