By Topic

A new application mapping algorithm for mesh based Network-on-Chip design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sahu, P.K. ; Electron. & Electr. Commun. Eng., Indian Inst. of Technol., Kharagpur, India ; Shah, N. ; Manna, K. ; Chattopadhyay, S.

This paper presents a novel application mapping strategy onto the mesh topology for Network-on-Chip (NoC) design. Compared to the previously published works, this paper uses the approach of Kernighan-Lin bi-partitioning strategy to identify the closeness of cores by analyzing their bandwidth requirements. The nodes are then mapped to the topology using another heuristic algorithm. An iterative improvement phase refines the mapping further. Experimentation with established benchmarks shows that though the static performance of the approach is similar to the best ones previously available, there is 8-17% improvement in latency while considering dynamic communication between the cores.

Published in:

India Conference (INDICON), 2010 Annual IEEE

Date of Conference:

17-19 Dec. 2010