By Topic

A CAD tool for Stochastic Macromodel generation and analog IP characterization for system level application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Banerjee, A. ; Nat. Semicond., India Designs Pvt Ltd., Bangalore, India ; Khawas, A.

Process variations have increased significantly with scaling technologies. This has led to deviations in analog circuit performance from their expected values. Macromodeling of analog circuits is emerging to be an essential paradigm of CAD, leading to significant benefits for simulation, design space exploration, inter process migration, test development etc. In this work, we develop a CAD tool for automatic generation of macromodels from available specifications and extend the methodology to model the effect of process variation induced soft parametric faults. Simulation results illustrate that the methodology is suitable for accurate macromodeling with objective of rapid simulation. In addition, the performance of circuits under process variation can be effectively statistically modeled for the estimation of system level yield.

Published in:

India Conference (INDICON), 2010 Annual IEEE

Date of Conference:

17-19 Dec. 2010