By Topic

Design of Time-Delay Chaotic Electronic Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Arturo Buscarino ; Dipartimento di Ingegneria Elettrica Elettronica e Informatica, University of Catania, Italy ; Luigi Fortuna ; Mattia Frasca ; Gregorio Sciuto

This paper investigates the problem of the design and the implementation of time-delay chaotic circuits. A simple feedback scheme consisting of a nonlinearity, a first-order RC circuit and a delay block has been fixed and a procedure to design the characteristics of these blocks in order to obtain chaotic dynamics has been introduced. A series of n Bessel filters in cascade is used to implement the time-delay. The suitability of the approach is demonstrated with an example: a new chaotic circuit has been first designed and, then, implemented with off-the-shelf discrete components. The approach allows us to design and implement a new class of time-delay chaotic circuits with simple components, like resistors, capacitors, and operational amplifiers.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:58 ,  Issue: 8 )