By Topic

A Low-IF/Zero-IF Reconfigurable Analog Baseband IC With an I/Q Imbalance Cancellation Scheme

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Masaki Kitsunezuka ; System IP Core Research Laboratories, NEC Corporation, Nakahara-ku, Kawasaki, Japan ; Takashi Tokairin ; Tadashi Maeda ; Muneo Fukaishi

A low-IF/zero-IF reconfigurable analog baseband IC embodying an automatic I/Q imbalance cancellation scheme is reported. The chip, which comprises a down-conversion mixer, an analog baseband filter, and a programmable gain amplifier, achieves a high image rejection of 55 dB without any calibration. It operates over a wide radio frequency range of 0.4-2.4 GHz, and has a cut-off frequency range of 0.3-30 MHz in zero-intermediate frequency (IF) mode and an IF range of 0.2-6 MHz in low-IF mode. The circuit in the receiver chain draws only 4.5-6.2 mA, and the clock generator including LO buffers draws 1.8-6.3 mA from a 1.2-V supply. The chip, implemented in 90-nm CMOS technology, occupies an area of 1.1 .

Published in:

IEEE Journal of Solid-State Circuits  (Volume:46 ,  Issue: 3 )