By Topic

Good Endurance and Memory Window for  \hbox {Ti/HfO}_{x} Pillar RRAM at 50-nm Scale by Optimal Encapsulation Layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)

A scaling feasibility for the process integration of the Ti/HfOx, resistance memory with pillar structure is studied in this letter. An empirical model is successfully developed to correlate the forming voltage of devices to their cell sizes. The abnormal increase in the breakdown voltage and the absence of the resistance switching characteristic for the scaled devices (<; 150 nm) are observed for the devices encapsulated with the SiO2 film. This result is attributed to the reduction in the oxy gen-gettering ability of the Ti top layer by the SiO2 passivation layer. For scaled devices with the Si3N4 passivation layer, the Ti film retains the same oxygen-gettering ability as the large devices. A 0.5-V reduction in the forming voltage for the 50-nm devices by using the S3N4, instead of the SiO2, layer is observed. The 50-nm devices with the Si3N4 encapsulating layer exhibits improved memory performances such as large on/off ratio (>; 100), high temperature stability at 200 °C for 500 min, and satisfactory endurance (104 cycles).

Published in:

Electron Device Letters, IEEE  (Volume:32 ,  Issue: 3 )