By Topic

Quantum Inversion Charge and Drain Current Analysis for Double Gate FinFET Device: Analytical Modeling and TCAD Simulation Approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Raj, B. ; Dept. of E & CE, Indian Inst. of Technol., Roorkee, India ; Saxena, A.K. ; Dasgupta, S.

Quantum mechanical analytical modeling for calculating the drain current of FinFET devices has been proposed in this paper. The work is presented for a FinFET structure with channel length of 30 nm, Fin height of 30 nm and Fin thickness of 20 nm. The variation of drain current with applied drain voltage and gate voltage for varying channel lengths and Fin thicknesses has also been evaluated. Our analytical modeling results were compared and contrasted with the reported experimental results in order to verify our proposed model. A close match was found which validates our analytical approach. The drain current has, also been, evaluated using the Synopsys TCAD tool Sentaurus and compared with the results obtained through our QM model.

Published in:

Computer Modeling and Simulation (EMS), 2010 Fourth UKSim European Symposium on

Date of Conference:

17-19 Nov. 2010