By Topic

DSP Algorithm Implementation of Synchronization and Frequency Offset Estimation for IEEE 802.16e Downlink

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Anas, N.M. ; Wireless Software Dev., MIMOS Berhad, Kuala Lumpur, Malaysia ; Yusof, M.Y.M. ; Saeed, M.A. ; Alias, M.S.

This paper presents synchronization and frequency offset estimation of IEEE 802.16e downlink implementation using preamble on digital signal processor. We considered time division duplex mode, physical layer base band processing, to detect the preamble and further calculate the symbol timing, frequency/phase offset and frame synchronization of the received signal. Consequent information of cell identification such as preamble index, ID cell and segment used can be deduced from detected preamble start symbol. In this paper, we further described a software implementation of the downlink transceiver function on Ten silica LX3 DSP. Numerical profiled data presented indicate the areas where further improvement can be investigated.

Published in:

Computational Intelligence, Modelling and Simulation (CIMSiM), 2010 Second International Conference on

Date of Conference:

28-30 Sept. 2010