By Topic

Fully integrated linear single photon avalanche diode (SPAD) array with parallel readout circuit in a standard 180 nm CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Suhaila Isaak ; Photonic and Radio frequency Group, Department of Electrical and Electronic Engineering, School of Engineering, NG7 2RD,Univesrity of Nottingham, NG7 2RD, United Kingdom ; Stephen Bull ; Mark Charles Pitter ; Ian Harrison

This paper reports on the development of a SPAD device and its subsequent use in an actively quenched single photon counting imaging system. The device was fabricated in a UMC 0.18 μm CMOS process. The device has a cross-section of circular p+/n-well pn junction SPAD with 10 μm diameter active area. A low-doped p-guard ring (t-well layer) encircles the active area to prevent the premature reverse breakdown on a reverse biased diode breakdown.

Published in:

Enabling Science and Nanotechnology (ESciNano), 2010 International Conference on

Date of Conference:

1-3 Dec. 2010