Cart (Loading....) | Create Account
Close category search window
 

Electrical current induced local thermal stress caused on stacked 3D-ICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hsueh-Hsien Hsu ; Dept. of Chem. & Mater. Eng., Nat. Central Univ., Jhongli, Taiwan ; Tao-Chih Chang ; Chen, C.C. ; Lee, Hsin‐Yi
more authors

For the feature of "slim and light" in portable devices, stacked 3D-IC architecture was introduced in the advanced packaging techniques. The traditional FR-4 substrate was substituted by Si substrates. In general, the thickness of Si chip and substrates would be larger than 300 micron. However, silicon is rigid and has high resistance of deformation. Therefore, the thermal stress caused by the thermal expansion mismatch between Si chip, underfill and FR-4 substrate are less important due to both the chip and substrate side are rigid silicon. However, for future applications, silicon at chip and substrate sides should be thinned. The reliability issues caused by the stress become a serious issue. Furthermore, with increasing current density in the Si chip, the local heating caused by Joule heat becomes critical. In this study, thin 3D stacked chips stressed with the current density of 1×104 A/cm2 were investigated at different temperatures by using in-situ synchrotron radiation X-ray diffraction method. Owing to high resolution of synchrotron radiation X-ray, the results showed that the local heating caused by the electrical current is obvious; it affects the stress distribution in the chips. At different temperatures, the effects become complex and the properties of underfill could seriously affect the stress state in the chips.

Published in:

Microsystems Packaging Assembly and Circuits Technology Conference (IMPACT), 2010 5th International

Date of Conference:

20-22 Oct. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.