By Topic

A study of VLSI architectures for 2-D Discrete Wavelet Transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Raj, K. ; Dept. of Electron., Harcourt Butler Technol. Inst., Kanpur, India ; Vedvrat

In this paper we presented the different VLSI architectures for the computation of 2-D Discrete Wavelet Transform (DWT). These Architectures are based on Recursive Pyramid Algorithm (RPA), Systolic Array architecture and Parallel Filter architecture. A comparative analysis, on the basis of computational complexity and hardware utilization, of these architectures is presented here.

Published in:

Power, Control and Embedded Systems (ICPCES), 2010 International Conference on

Date of Conference:

Nov. 29 2010-Dec. 1 2010