Cart (Loading....) | Create Account
Close category search window
 

Irreversible bit erasures in binary adders

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hanninen, I. ; Dept. of Comput. Syst., Tampere Univ. of Technol., Tampere, Finland ; Takala, J.

The ultra-high density integrated circuits based on nanodevices will suffer from heat dissipation due to irreversible information erasure, limiting the reachable operating frequencies. This paper studies the amount of logical bits lost in standard binary adder structures, which are shown to be sub-optimal when compared with the theoretical limit. The analysis covers the pipelined ripple carry adder, the carry lookahead adder, and the conditional sum adder proposed for quantum-dot cellular automata implementation. The study focuses on majority logic circuits, available also in many other technologies.

Published in:

Nanotechnology (IEEE-NANO), 2010 10th IEEE Conference on

Date of Conference:

17-20 Aug. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.