Cart (Loading....) | Create Account
Close category search window
 

FPGA implementation Of FFT processor with OFDM transceiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Merlyn, M. ; ECE, Jayaram Coll. of Engg & Tech, Trichy, India

The technique of orthogonal frequency division multiplexing (OFDM) is famous for its robustness against frequency-selective fading channel. This technique has been widely used in many wired and wireless communication systems. In general, the fast Fourier transform (FFT) and inverse FFT (IFFT) operations are used as the modulation/demodulation in the OFDM systems, and the sizes of FFT/IFFT operations are varied in different applications of OFDM systems. This paper aim is to design and implement a variable-length prototype FFT/IFFT processor to cover different specifications of OFDM applications. Implemented in FPGA using Verilog HDL.

Published in:

Signal and Image Processing (ICSIP), 2010 International Conference on

Date of Conference:

15-17 Dec. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.