By Topic

FPGA implementation of public key processor for network security

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Dhanagopal, R. ; Dept. of E.C.E, Jayaram Coll. of Eng. & Technol., Trichy, India ; Manivasakam, B.

Elliptic curve cryptography is a public key cryptosystem based on the elliptic curve discrete logarithm problem. The reason for the attractiveness of ECC is that there is no sub-exponential algorithm known to solve the elliptic curve discrete logarithm problem. This leads to lower memory requirements, lower computation requirements and higher security than other public key cryptosystems. This project describes an implementation of a micro coded elliptic curve processor using FPGA technology. This processor implements optimal normal basis field operations. The design is generated by a parameterized module generator which can accommodate arbitrary n and also produce field multipliers with different speed/area tradeoffs. The control part of the processor is micro coded, enabling curve operations to be incorporated into the processor hence reducing the chip's I/O requirements. The micro coded approach also facilitates rapid development and algorithmic optimization. for example, projective and affine coordinates were supported using different sets of micro codes. The design was successfully tested on a Xilinx Spartan -II kit device. Elliptic curve processor is particularly suitable for recourse limited devices because of its lower requirements of memory and computation. It is applicable to be implanted into smart cards, cellular phones and other hand-held devices so that secure communication can be provided. For based on implement the FPGA Using Verilog HDL.

Published in:

Signal and Image Processing (ICSIP), 2010 International Conference on

Date of Conference:

15-17 Dec. 2010