By Topic

An Insight Into ESD Behavior of Nanometer-Scale Drain Extended NMOS (DeNMOS) Devices: Part II (Two-Dimensional Study-Biasing & Comparison With NMOS)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Chatterjee, A. ; Dept. of Electr. Eng., Univ. of California, Santa Barbara, CA, USA ; Shrivastava, M. ; Gossner, H. ; Pendharkar, S.
more authors

In this paper, we present an analysis of drain extended n-channel metal-oxide-semiconductor (DeNMOS) and study the impact of both substrate and gate biasing on the regenerative avalanche injection phenomenon at the edge of drain contact. We will demonstrate that the flow and distribution of avalanche-generated holes and electrons are significantly impacted by biasing the gate and pumping current through the substrate. Finally, we show that gate bias or drain bias, when individually applied, can only lead to marginal improvement in It2; however, when both the biases are applied simultaneously, it can then optimally improve the failure performance. Subsequently, we compare high current performance of DeNMOS with NMOS or swapped DeNMOS configuration through a simplified 1-D macroscopic model.

Published in:

Electron Devices, IEEE Transactions on  (Volume:58 ,  Issue: 2 )