By Topic

R2NoC: Dynamically Reconfigurable Routers for Flexible Networks on Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Devaux, L. ; IRISA, Univ. of Rennes I, Lannion, France ; Pillement, Sebastien ; Chillet, D. ; Demigny, D.

The use of dynamically and partially reconfigurable resources permits to support complex applications. If dynamic and partial reconfiguration offers new possibilities for applicative implementations, it could also provide new ways to design efficient interconnection architectures. In this way, R2NoC, a Network on Chip constituted of dynamically reconfigurable routers is presented. First characterizations of this network are provided through the physical implementation of one single router in a modern FPGA.

Published in:

Reconfigurable Computing and FPGAs (ReConFig), 2010 International Conference on

Date of Conference:

13-15 Dec. 2010