Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Accelerating Texture Features Extraction Algorithms Using FPGA Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Akoushideh, A.R. ; Electron. Group, Shahid Chamran Inst. of Technol., Rasht, Iran ; Shahbahrami, A.

Statistical texture features extraction algorithms can be classified into first, second, and higher order. The difference between these classes is that the first-order statistics estimate properties of individual image pixel values, while in the second and higher order statistics estimate properties of two or more image pixel values occurring at specific locations relative to each other. The most popular second order statistical texture features are derived from the co-occurrence matrix, which has been proposed by Haralick. However, the computation of both matrix and extracting texture features are very time consuming. In this paper we improve the performance of those algorithms using FPGA implementations. Our experimental results show that the computational time of co-occurrence matrix is 6.74 times faster than the computational time of extracting thirteen texture features for an image size 128×128 and 8bit gray level. Furthermore whole execution of both algorithms is almost 214x faster than the software implementations.

Published in:

Reconfigurable Computing and FPGAs (ReConFig), 2010 International Conference on

Date of Conference:

13-15 Dec. 2010