Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

Test Compression for Dynamically Reconfigurable Processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
5 Author(s)
Inoue, H. ; NEC Corp. & Renesas Electron., Kawasaki, Japan ; Yamada, J. ; Yoneda, H. ; Togawa, K.
more authors

We present the world's first test compression technique that features automation of compression rules for test time reduction on dynamically reconfigurable processors. Evaluations on an actual 40-nm product show that our technique achieves a 2.7 times compression ratio for original configuration information (better than does GZIP), the peak decompression bandwidth of 1.6 GB/s, and 2.7 times shorter test times.

Published in:

Field Programmable Logic and Applications (FPL), 2010 International Conference on

Date of Conference:

Aug. 31 2010-Sept. 2 2010