By Topic

A low power 10-bit 300 kS/s RSD coded pipeline A/D-converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. Mantyniemi ; Dept. of Electr. Eng., Oulu Univ., Finland ; T. Rahkonen ; A. Ruha

This paper describes a 10-bit 300 kS/s analog-to-digital converter fabricated in a 0.8-μm CMOS technology. The main objective was to minimise the power consumption of the circuit. This was achieved by using an interleaved pipeline structure with only one operational amplifier per stage. The current consumption of the converter circuit is 2 mA from 2.7 V power supply when using a power saving scheme in which the resolution per stage is moderately relaxed towards the LSB. The digital RSD (Redundant Signed Digit) principle is used to correct the errors caused by the mismatch in the gain factor 2 and the comparator offsets. The measured SNR was 58.5 dB, ENOB 9.4 bits, typical INL +/-1.5 LSB and DNL +/-0.5 LSB. The active chip area is 1.3 mm2, excluding pads

Published in:

Analog and Mixed IC Design, 1996., IEEE-CAS Region 8 Workshop on

Date of Conference:

13-14 Sep 1996