By Topic

Design of linear phase FIR digital filters using minimal number of adders and subtractors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Yagyu ; Dept. of Phys. Electron., Tokyo Inst. of Technol., Japan ; M. Shiratori ; A. Nishihara

Linear phase FIR digital filters whose coefficients are expressed as canonic signed digit (CSD) code can be efficiently realized by using a small number of adders and subtractors instead of multipliers. Common uses of the adders and subtractors can further reduce the number of adders and subtractors (NAS). The use of additional adders and subtractors to recover the reduction can improve the frequency responses of those filters. An algorithm to optimize the frequency responses of such filters is proposed. Many examples confirm that, using the specified NAS, the obtained filters leave better frequency responses compared to the conventional CSD structures

Published in:

Circuits and Systems, 1996., IEEE Asia Pacific Conference on

Date of Conference:

18-21 Nov 1996