By Topic

Design of Dynamically Reconfigurable Processor for the H.264/AVC Image Prediction and De-blocking Filter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hayakawa, Y. ; Grad. Sch. of Eng., Tokyo Denki Univ., Tokyo, Japan ; Kanasugi, A.

H.264/AVC provides high video quality at substantially low bit rates. However, the computational complexity of H.264/AVC is very high. A high-speed general-purpose processor is necessary to process H.264/AVC. However, it is difficult to use such a processor for a portable device. Therefore, an application-specific processor is necessary. A dynamic reconfiguration can virtually expand the circuit area in a limited chip area. Therefore, this article proposes a dynamically reconfigurable processor for H.264/AVC image prediction. H.264/AVC contains inter-prediction processes and de-blocking filter. The inter-prediction processes and de-blocking filter are not used at the same time. The proposed processor was designed and synthesized, and dynamically reconfigures those circuits. As a result, look up tables (LUTs) were reduced 10%, flip-flops were about the same, and the maximum delay was increased 10%.

Published in:

Computational Science and Engineering (CSE), 2010 IEEE 13th International Conference on

Date of Conference:

11-13 Dec. 2010