By Topic

Design and realization of 2.4GHz frequency synthesizer using 0.18µm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wu Xiushan ; College of Electrical & Mechanical Engineering, China Jiliang University, Hangzhou 310018, China ; Chen Zhiqiang ; Huan Changhong ; Han Antai

A PLL (phase-locked loop)-type 2.4GHz frequency synthesizer is designed in the standard 0.18µm mixed-signal and RF 1P6M CMOS technology of SMIC. It integrates a VCO, a dual-modulus prescaler, PFD, a charge pump, a control logic, various digital counters and digital registers onto a single chip. With the help of the linear model of the loop, the design and optimization of the loop parameters are discussed in detailed. The VCO is implemented in the CMOS technology of SMIC. The measured phase noise is −125.3 dBc/Hz at offset frequency 1 MHz from the carrier of 2.466 GHz while the VCO core circuit draws only 720 µW from a 0.4 V supply. The designed VCO can cover the frequency range from 2.28 to 2.48 GHz. The simulated results of the PLL show that frequency synthesizer can be in the locked-state quickly. The layout area is 0.675 mm×0.750 mm. The DC power consumption of the core part is about 20 mW under 1.8 V supply.

Published in:

Information Science and Engineering (ICISE), 2010 2nd International Conference on

Date of Conference:

4-6 Dec. 2010